Kontakt
Kako kupovati
Dostava
Savjetnik za kupnju
Guide to VHDL
Engleski
249 b
Do 30 dana za povrat
Kupci su kupili i
/
Meki uvez
15.37
€
/
Meki uvez
43.79
€
/
Meki uvez
32.06
€
A Guide to VHDL is intended for the working engineer who needs to develop, document, simulate and synthesize a design using the VHDL language. It is for system and chip designers who are working with VHDL CAD tools, and who have some experience programming in Fortran, Pascal, or C and have used a logic simulator. §A Guide to VHDL includes a number of paper exercises and computer lab experiments. If a compiler/simulator is available to the reader, then the lab exercises invluded in the chapters can be run to reinforce the learning experience. For practical purposes, this book keeps simulator-specific text to a minimum, but does use the Synopsys VHDL Simulator command language in a few cases. §A Guide to VHDL can be used as a primer, since its contents are appropriate for an introductory course in VHDL. §
Informacije o knjizi
Engleski
Poklonite ovu knjigu još danas
To je jednostavno
1 Dodajte knjigu u košaricu i odaberite isporuku kao poklon 2 Zauzvrat ćemo vam poslati kupon 3 Knjiga dolazi na adresu poklonoprimcaMoglo bi vas zanimati i
/
Meki uvez
167.71
€
/
Meki uvez
8.79
€
Dobar dan! Ja sam Libroamiko, vaš književni savjetnik.
Kako vam mogu pomoći?