Kontakt
Kako kupovati
Dostava
Savjetnik za kupnju
Introduction to Systemverilog
Engleski
341 b
Do 30 dana za povrat
Moglo bi vas zanimati i
/
Tvrdi uvez
107.23
€
This book provides a hands-on, application-oriented guide to the entire IEEE standard 1800 SystemVerilog language. Readers will benefit from the step-by-step approach to learning the language and methodology nuances, which will enable them to design and verify complex ASIC/SoC and CPU chips. The author covers the entire spectrum of the language, including random constraints, SystemVerilog Assertions, Functional Coverage, Class, checkers, interfaces, and Data Types, among other features of the language. Written by an experienced, professional end-user of ASIC/SoC/CPU and FPGA designs, this book explains each concept with easy to understand examples, simulation logs and applications derived from real projects. Readers will be empowered to tackle the complex task of multi-million gate ASIC designs.
Informacije o knjizi
Engleski
