Kontakt
Kako kupovati
Dostava
Savjetnik za kupnju
Source Level Debugging of Verilog Designs
Automated Source Level Debugging of HDL Designs
Njemački
138 b
Do 30 dana za povrat
Kupci su kupili i
/
Tvrdi uvez
86.43
€
/
Meki uvez
11.69
€
/
Tvrdi uvez
62.12
€
Debugging is a very crucial part of hardware design cycle. Once a design is completed, all the possible faults need to be located and corrected. Although the complexity of hardware design is ever increasing, debugging is still mostly performed manually. Today, debugging has become a very painstaking and time consuming task. Model-based diagnosis provides a solid foundation for automated debugging and fault localization but sometimes the quality of the results is questionable as too many diagnosis candidates are reported. The work presented in this book shows how to apply model-based diagnosis to debugging of synthesizable Verilog designs. Moreover, Two extensions of the model based debugging theory to improve the debugging process in terms of reduction in the number of diagnosis candidates reported, are proposed.
Informacije o knjizi
Njemački
Poklonite ovu knjigu još danas
To je jednostavno
1 Dodajte knjigu u košaricu i odaberite isporuku kao poklon 2 Zauzvrat ćemo vam poslati kupon 3 Knjiga dolazi na adresu poklonoprimcaMoglo bi vas zanimati i
/
Meki uvez
26.72
€
/
Meki uvez
7.66
€
/
Meki uvez
44.37
€
Dobar dan! Ja sam Libroamiko, vaš književni savjetnik.
Kako vam mogu pomoći?